Introduction
Growth of voids in Al metallization has been observed to occur upon cooling from elevated temperature processing such as deposition of the passivation layer. Schroeder and Heinen (1) reported that with slow cooling from 450T, voids first appeared at about 40@'C. The voids appeared most often at passivation side walls and the void density remained constant throughout cooling.
These observations are consistent with the suggestion by Flinn and others (2-4) that void nucleation is associated with a very small activation energy and this is most likely due to patches of organic contamination left by plasma etching. Schroeder and Heinen also observed that upon subsequent heating, above 150°C, the entire void population began to shrink and disappeared at approximately 350'C.
Shrinkage of stress voids was first observed by Cuddihy et al. (5) . Shrinkage by a stressdriven diffusive mechanism would necessarily involve a reversal of the metallization stress from tensile to compressive. This would be the case if, for example, the part was heated to a temperature higher than the passivation temperature of approximately 40@C. It would also happen if relaxation of tensile stress were to occur at a low temperature, over an extended period of time, followed by heating to a temperature lower than the passivation temperature. Local relaxation might occur if dislocations could glide and annihilate or if the passivation layer could slip over regions of metallization. The observed shrinkage of voids is compelling evidence that their growth and shrinkage is due to a stress-driven process.
The purpose of this report is to construct a model of stress voiding that could be used to simulate voiding behavior duling and after wafer processing which involves several high temperature thermal excursions. It will be shown that void shrinkage can occur as an aftermath of significant stress relaxation. While direct comparison of void growth kinetics has proven diftlcult, certain symptoms of stress voiding have been observed and can be compzued with model predictions. These symptoms include an asymptotic limit to growth, void closure, correct total volume fraction of void, void location at grain boundaries, and a correlation between average void size and average void spacing. Previous models of stress voiding (6-9) have been derived from solutions of the diffusion equation which are based on the assumption that void growth occurs isothermally. The model to be described is adaptable to any thermal treatment profile and only incorporates parameters that are available in the literature or easily measured. Quenching from process temperatures will be shown to suppress void growth but induces large stress. The model will be solved analytically for isothemml processes and estimates of life are obtained.
Experimental
The comelation between average void size and average void spacing is very important because it relates to the nature of the interface between conductor and passivation.
Measurements of void size and average spacing were made by B. McKenzie-1822 on three batches of as received parts obtained from Northrop-Grumman (NG). A total of 5991 voids on 20 parts were sized and averaged. A plot of the data is shown in Figure 1 and demonstrates a distinct correlation between void size and spacing. Voids that are widely spaced must provide more mass to relax stress in surrounding conductor line than Average Void Spacing (~m) Figure 1 . Average void area versus average void spacing. This correlation provides compelling evidence that stress voiding has occurred in these NG parts.
voids that are closely spaced. This yields a larger asymptotic limit to growth of widely spaced voids. This critical dependence on void spacing, which is ultimately determined by nucleation conditions, will be investigated with the model, Model calculations for the NG thermal profile during wafer processing will also show why it proved unfeasible to induce void growth experimentally.
Development of the Model
Although it is not currently possible to measure stress in conductor Iines, thermal stress will be assumed to exist and will be incorporated in the model to follow. Consider a void of size a(t), as shown in Fig. 2 , in a conductor having a thickness much smaller than a(t), and a width, b. The area of this void would, within a constant multiple, be equal to
The conductor line is assumed to be under tensile stress due to the passivation layer which lies over it. Mass from the void surfaces is transported into a grain boundary to relax the local tensile stress. To ensure mass conservation in this process, an increment of mass removed from the void surfaces must equal that added to the grain boundary. From Fig. 3 , this conservation yields The void population will be assumed to nucleate on contamination patches, as discussed above, and because the activation energy for this process is very small, all voids will appear at roughly the same time after the commencement of thermal treatment. This is consistent with the observation by Schroeder and Heinen that void density remains constant throughout cooling. Further, it will be assumed that voids are unifornd y distributed over the length of the conductor line such that It is important to recognize that this strain rate must be comprised of only those mechanisms which are capable of effectively adding mass to the grain boundary so that the void will grow. Stress driven mass transport and plastic deformation will both affect a void growth process but purely elastic deformation will not. This strain rate will be assumed to consist of diffusion and plastic deformation components and takes the form given by a constitutive relation of the form
where the first term represents evolution of elastic stress and the second and third terms correspond to the strain rate terms in eqs. 4 and 5. The quantity Da(T) is the thermal expansion coefficient of Si subtracted from that of Al and E(T) is Young's modulus for Al.
The coefficients of thermal expansion were obtained from the Purdue selies (13) for the temperature range 293-700 K and fitted to a fourth order polynomial in temperature. In all cases to be described in the following, Mathcad Plus 6 software was used to solve the rate equations. At small grain size, hence small activation energy (see Appendix A), such as that measured on NG product, the equations are stiff and the software did not perform well. Consequently, only grain sizes of 2~m and above will be discussed in the following. Alternative software would easily eliminate this problem so that void growth kinetics could be modeled for any reasonable grain size. It was also determined that the Herring component of the diffusive creep rate and the plastic component of the creep rate were both negligible compared to the Coble component.
The Passivalion Process
The rate equations were first solved for the cooling stage of the passivation process.
For this example, the conductor line was assumed to be 2 microns wide and the average Void growth is seen to asymptotically approach a Iimit due to the slowing of diffusion as temperature approaches room temperature. Figure 9 demonstrates that the remaining stress relaxes very quickly during void growth, even when cooling is complete at room temperature. These stress relaxation kinetics were found to be independent of void spacing. At larger grain sizes and activation energies for grain boundary diffusion, these kinetics were much slower as shown in Figure 10 . In addition, the stress relaxation rate Time (rein)
Void growth rate and extent depends sensitively on grain size.
was found to depend upon grain size as can be seen in Figure 11 . At a grain size of 2 pm, stress relaxed to approximately 12 MPa after 45 minutes at room temperature while for k=4 pm, stress relaxation was barely perceptible after the same length of time and temperature. It was shown above that, depending on grain size or activation energy, stress relaxation can be very rapid. It is conceivable that for small grains, stress can relax to zero during some short period of time following the passivation process. This will mean that the initial conditions for the sinter process will involve zero stress. During the heating stage of the sinter process the conductor line metallization would be expected to go into a compressive stress state, thus reversing the diffusion direction such that void shrinkage will occur as was observed by Schroeder and Heinen (1) and by Cuddihy et al. (5) . At larger grain sizes, stress relaxation during the passivation cool will be slower and, in most cases, stress will not go to zero. Upon heating during the sinter process, stress will eventually become compressive and void shrinkage will occur. To simulate void shrinkage, the fust 5 minutes of the sinter process was examined with an assumed grain size of 3.5 pm and an average void spacing of 60 pm. Void shrinkage and stress relaxation are illustrated in Figure 12 . 
Isothermal Processes
If circumstances allow existence of an initial tensile stress, SO, during the isothermal portion of the sinter process, Eqs. 2-6 become decoupled and can be solved analytically.
The solutions are 7.
where y ,, 148~~w 107(MPa s)-', 13kT
These equations can also be applied to any other isothermal process. One very important isothermal process is storage at room temperature. If it is assumed that a part is cooled after the passivation process and the conductor lines exposed to a tensile stress of 575 MPa, Eq. 7 can be used to compute the final void size after a very long time at room temperature.
Letting the initial void size equal zero, and with use of the same parameters as were used in the calculations above, the final void size was computed as a function of average void spacing and shown plotted in Fig. 14 Average Void Spacing (pm) Figure 16 . Lifetime in years plotted versus average void spacing for different initial stresses and an assumed conductor line width equal to that in NG parts.
Discussion and Conclusions
The source of stress/strain in aluminum metallization is the mismatch of thermal expansion coefficients at metal/glass interfaces. Calculations have shown that if these interfaces were totally bonded the energy barrier for void nucleation would be too high and voids would never be observed. This suggests that defects of many types, such as local debonding of the interface, act as nucleation sites for voids. These debonds may, for example, be due to residues from etch processes or small cracks in the glass passivation. Given the existence of these debonds it is natural to question if regions of debonding can be extended during subsequent processing, designed or accidental. Glass/metal interfaces are typically susceptible to damage caused by thermal excursions. It is likely that this damage will accumulate to some saturation level. Processes such as severe quenching and rapid cycling may be so effective in extending this damage that stress voiding is not observed, since thermal stress will be largel y alleviated. Virtually all models of stress voiding in conductor The IBM work demonstrated that the activation energy for electrotransport in thin AI films is dependent on temperature, grain size, and the extent and type of alloy addition, e.g.
Cu (11) (12) (13) (14) (15) (16) . . .
